



Fig. 1




PRIOR ART


Fig. 2



PRIOR ART

Fig. 3





5/13

Fig. 5






Fig. 6



7/13

Fig. 7

13



8/13

Fig. 8





Fig. 9



```

graph LR
    A[Debugging Tool S41] --> B[Debugging Module]
    B --> C[Microprocessor]
  
```




Fig. 11





Fig. 12



13/13

Fig. 13

